



TC9122P HIGH-SPEED BCD PROGRAMMABLE COUNTER


TC9122P is high-speed programmable counter of C-MOS structure developed for PLL circuits and various frequency dividers, and is provided with the following features.

- Permits epoch-making high-speed operation for C-MOS structure.

$$f_{max} = 15\text{MHz} \quad \left(\begin{array}{l} V_{DD}=7.5\text{V} \\ T_a=-30 \sim 75^\circ\text{C} \\ V_{IN}=2.0\text{Vp-p} \end{array} \right)$$
- Program data are input by means of BCD code, allowing frequency division of 8 ~ 3999.
- Built-in self-bias type amplifier for divided frequency signal input is capable of operation by small signal in combination with capacitor.
- C-MOS structure provides wide range of operational supply voltage (4.5 ~ 8.5V) and simplification of design.

MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	-0.3 ~ 10	V
Input Voltage	V _{IN}	-0.3 ~ V _{DD} +0.3	V
Operating Temp.	T _{opr}	-30 ~ 75	°C
Storage Temperature	T _{stg}	-55 ~ 125	°C



Weight : 1.4g (Typ.)

PIN CONNECTION




(TOP VIEW)

FUNCTIONAL DESCRIPTION OF EACH TERMINAL

PIN NO.	SYMBOL	NAME	FUNCTIONAL DESCRIPTION	REMARKS
2	PIN	Programmable counter input terminal	Divided frequency signal input terminal of programmable counter. Built-in self-bias amplifier is capable of operation by small signal in combination with capacitor.	Built-in amplifier R_f
A0 ~ D0	x10 ⁰		Input terminals to establish frequency division ratio N by BCD. Program data allow frequency division of 8~3999 by 3½-digit BCD. The following frequency division ratio combinations are inhibited.	Pull/down resistor connected in each terminal.
A1 ~ D2	x10 ¹			
A2 ~ D2	x10 ²	Program input terminal		
A3, B3	x10 ³			
17	POUT	Programmable counter output terminal	Output terminal of programmable counter. This terminal is for 1/N frequency output of PIN input frequency. Pulse width is for 5 bits of input.	
1,18	V _{DD} GND		Terminal to which supply voltage is applied.	

BLOCK DIAGRAM







ELECTRICAL CHARACTERISTICS (Unless otherwise specified Ta=25°C, VDD=7.5V)

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Supply Voltage	VDD	-	-	4.5	~	8.5	V
Operating Input Amplitude	VIN	-	-	2.0	~	7.0	Vp-p
Operating Supply Current	IDD	1	fIN=15KHz, VIN=2.0Vp-p	-	15	30	mA
Input Voltage	VIH	-	-	5.5	-	-	V
Input Voltage	VIL	-	-	-	-	2.0	V
Output Voltage	VOH	-	IOL=0.5mA	6.5	-	-	V
Output Voltage	VOL	-	IOL=0.5mA	-	-	1.0	V
Operating Frequency Range	fopr	1	(Note 1)	1	~	15	MHz
Input Pull Down Resistance	RIN	-	-	20	-	80	kΩ
Amp. Feedback Resistance	Rf	-	-	100	-	500	kΩ

(Note 1) This operational frequency satisfies the specification during the following conditions.

$$V_{DD} = 7.5V \pm 10\%, V_{IN} = 2.0Vp-p, I_a = -30 \sim 75^\circ C$$

TEST CIRCUIT 1



TC4024BP/BF


C²MOS DIGITAL INTEGRATED CIRCUIT
SILICON MONOLITHIC

TC4024BP/BF

TC4024BP/TC4024BF 7 STAGE RIPPLE-CARRY BINARY COUNTER/DIVIDERS

TC4024BP/BF is 7 stage ripple carry type binary counter having asynchronous clear function. The counter advances its counting state by falling edge of CLOCK input.

When RESET input is placed at "H", all the internal flip-flops are reset making all the outputs Q through Q7 to be "L" regardless of CLOCK input. This is suitable for frequency divider circuits and control circuits.



ABSOLUTE MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply voltage	VDD	VSS - 0.5 ~ VSS + 20	V
Input Voltage	VIN	VSS - 0.5 ~ VDD + 0.5	V
Output Voltage	VOUT	VSS - 0.5 ~ VDD + 0.5	V
DC Input Current	IIN	±10	mA
Power Dissipation	Pg	300 (DIP)/180 (SOP)	mW
Operating Temperature Range	Tm	-60 ~ 85	°C
Storage Temperature Range	Tstg	-65 ~ 125	°C
Lead Temp./Time	Tsol	260°C : 10 sec	

TRUTH TABLE

Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
0	0	0	0	0	1	1	0
0	0	0	0	1	1	0	0
0	0	0	1	1	0	0	0
0	0	1	1	0	0	0	0
0	1	1	0	0	0	0	0
1	1	0	0	0	0	0	0

LOGIC DIAGRAM





FIG. 1 SIGHTMENT



RECOMMENDED OPERATING CONDITIONS (VSS=0V)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS
DC Supply Voltage	VDD	3	-	18	V
Input Voltage	VIN	0	-	VDD	V

TYPICAL ELECTRICAL CHARACTERISTICS (VSS=0V)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	-40°C			25°C			85°C			UNITS
			MIN.	MAX.	TYP.	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Output Voltage	VOH	I _{OUT} = -1.0A V _{IN} = VSS, VDD	4.95	-	5.00	4.95	5.00	-	4.95	-	-	V
Low-Level Output Voltage	VOL	I _{OUT} = 1.0A V _{IN} = VSS, VDD	0.05	-	0.00	0.05	0.00	-	0.05	-	0.05	V
Input High Current	I _{IH}	V _{IN} = 0V	-0.2	-	-	-0.16	-	-	-0.12	-	-	mA
Input Low Current	I _{IL}	V _{IN} = 2.5V	-	-	-	-	-	-	-	-	-	mA
Output Low Current	I _{OL}	V _{OH} = 9.5V V _{OH} = 13.5V	-0.5	-	-0.4	-	-	-	-0.3	-	-	mA
Output High Current	I _{OH}	V _{OL} = 0.4V V _{OL} = 0.5V	0.52	-	0.44	0.44	-	-	0.26	-	-	mA
High-Level Input Voltage	V _{IH}	V _{IN} = VSS, VDD	1.3	-	1.3	1.3	-	-	0.9	-	-	V
Low-Level Input Voltage	V _{IL}	V _{IN} = VSS, VDD	3.6	-	3.0	3.0	-	-	2.4	-	-	V
High-Level Output Voltage	V _{OH}	V _{OUT} = 0.5V, 1.5V V _{OUT} = 1.0V, 3.0V V _{OUT} = 1.5V, 3.5V	3.5	-	3.5	3.5	-	-	3.5	-	-	V
Low-Level Output Voltage	V _{OL}	V _{OUT} = 0.5V, 1.5V V _{OUT} = 1.0V, 3.0V V _{OUT} = 1.5V, 3.5V	0.5	-	0.5	0.5	-	-	0.5	-	-	V
High-Level Input Current	I _{IH}	I _{OUT} = 1.0A	0.3	-	0.3	0.3	-	-	0.3	-	-	µA
Low-Level Input Current	I _{IL}	I _{OUT} = 1.0A	-0.3	-	-0.3	-0.3	-	-	-0.3	-	-	µA
Output Current	I _{OH}	V _{OH} = VSS, VDD	20	-	0.005	20	-	-	150	-	-	µA
			80	-	0.010	80	-	-	300	-	-	µA
			80	-	0.015	80	-	-	600	-	-	µA

* All valid input combinations.

TOSHIBA

144


145

TOSHIBA

DYNAMIC ELECTRICAL CHARACTERISTICS (T_a=25°C, V_{SS}=0V, C_L=50pF)

CHARACTERISTIC	SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.
Output Transition Time (Low to High)	t _{PLH}		5	-	100	200
			10	-	50	100
			15	-	40	80
Output Transition Time (High to Low)	t _{PHL}		5	-	100	200
			10	-	50	100
			15	-	40	80
Propagation Delay Time (CLOCK - Q1)	t _{pLH}		5	-	180	360
			10	-	80	160
			15	-	65	130
Propagation Delay Time (CLOCK - Q1)	t _{pHL}		5	-	180	360
			10	-	80	160
			15	-	65	130
Propagation Delay Time (CLOCK - Q7)	t _{pLH}		5	-	600	1200
			10	-	260	520
			15	-	215	430
Propagation Delay Time (CLOCK - Q7)	t _{pHL}		5	-	600	1200
			10	-	260	520
			15	-	215	430
Propagation Delay Time (RESET - Q)	t _{pHL}		5	-	140	280
			10	-	60	120
			15	-	50	100
Max. Clock Frequency	f _{CL}		5	3.3	8	-
			10	8	20	-
			15	12	25	-
Max. Clock Input Rise Time	t _{rCI}		5	20	-	-
			10	2.5	-	-
			15	1.5	-	-
Max. Clock Input Fall Time	t _{fCI}		5	20	-	-
			10	2.5	-	-
			15	1.5	-	-
Min. Pulse Width (RESET)	t _{WH}		5	-	100	200
			10	-	40	80
			15	-	30	60
Input Capacitance	C _{IN}		5	-	5	7.5
			10	-	-	-
			15	-	-	-

WAVEFORM FOR MEASUREMENT OF DYNAMIC CHARACTERISTICS



TC4027BP/BF is J-K master-slave flip-flop having RESET and SET functions.


In the case of J-K mode, when the clock input is given with both RESET and SET at "L", the output changes at rising edge of the clock according to the states of J and K.

When RESET is placed at "H", output Q becomes "L" regardless of other inputs and when SET is placed at "H" and RESET at "L", Q becomes "H" regardless of other inputs. (R-S mode)
When both of RESET and SET are at "H", takes precedence resulting Q="L" and Q="H".


Absolute Maximum Ratings

CHARACTERISTIC	SYMBOL	RATING	UNIT
V _{CC} Supply Voltage	V _{DD}	V _{SS} - 0.5 ~ V _{SS} + 20	V
Input Voltage	V _{IN}	V _{SS} - 0.5 ~ V _{DD} + 0.5	V
Output Voltage	V _{OUT}	V _{SS} - 0.5 ~ V _{DD} + 0.5	V
V _{CC} Input Current	I _{IN}	-10	mA
Power Dissipation	P _D	300 (DIP), 180 (NFP)	mW
Operating Temperature Range	T _A	-50 ~ 85	°C
Storage Temperature Range	T _{stg}	-65 ~ 150	°C
Lead Temp./Time	T _{sol}	260°C • 10 sec	


Logic Diagram




Pin Assignment



Clock Diagram






WAVEFORMS FOR MEASUREMENT OF DYNAMIC CHARACTERISTICS




TC45188P/TC45180F and TC45208P/TC45208F are up counters of BCD or 2 bit binary.
Since both of TC45188P/TC45180F and TC45208P/TC45208F contain two independent circuits of counters with the same functions in one package, counting or frequency division of two BCD digits or eight binary bits can be achieved with one IC. The counters can be reset to "0" (00-03="L") by giving "H" level signal to RESET input regardless of other inputs.
The counting condition is changed by the rising edge of CLOCK input if ENABLE="H" or by the falling edge of ENABLE if CLOCK="L".

ABSOLUTE MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{DD}+20$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
DC Input Current	I_{IN}	± 10	mA
Power Dissipation	PD	300(DIP)/180(MFP)	mW
Operating Temperature Range	T_A	-40 ~ 85	$^{\circ}C$
Storage Temperature Range	T_{ST}	-65 ~ 150	$^{\circ}C$
Lead Temp./Time	T_{SOL}	260 $^{\circ}C$ · 10sec	



TIMING CHART



RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
DC Supply Voltage	V _{DD}	3	-	18	V
Input Voltage	V _{IL}	0	-	V _{DD}	V


STATIC ELECTRICAL CHARACTERISTICS (V_{SS}=0V)

CHARACTERISTIC	SYM-BOL	TEST CONDITION	-40°C			25°C			85°C			UNIT
			MIN.	MAX.	TYP.	MIN.	MAX.	MIN.	MAX.			
High-Level Output Voltage	V _{OH}	I _{OUT} < 1μA	4.95	-	5.00	4.95	-	4.95	-	4.95	-	V
		V _{IN} =V _{SS} , V _{DD}	9.95	-	10.00	9.95	-	9.95	-	9.95	-	
			14.95	-	15.00	14.95	-	14.95	-	14.95	-	
Low-Level Output Voltage	V _{OL}	I _{OUT} < 1μA	-	0.05	0.00	-	0.05	0.00	-	0.05	0.05	V
		V _{IN} =V _{SS} , V _{DD}	-	0.05	0.00	-	0.05	0.00	-	0.05	0.05	
Output High Current	I _{OH}	V _{OH} =4.6V	-0.61	-	-0.51	-1.0	-	-0.42	-	-0.42	-	mA
		V _{OH} =2.5V	-2.5	-	-2.1	-4.0	-	-1.7	-	-1.7	-	
		V _{OH} =9.5V	-1.5	-	-1.3	-2.2	-	-1.1	-	-1.1	-	
		V _{OH} =13.5V	-4.0	-	-3.4	-9.0	-	-2.8	-	-2.8	-	
Output Low Current	I _{OL}	V _{IN} =V _{SS} , V _{DD}	0.61	-	0.51	1.5	-	0.42	-	0.42	-	mA
		V _{OL} =0.4V	1.5	-	1.3	3.8	-	1.1	-	1.1	-	
		V _{OL} =0.5V	4.0	-	3.4	15.0	-	2.8	-	2.8	-	
		V _{OL} =1.5V	-	-	-	-	-	-	-	-	-	
Input High Voltage	V _{IH}	V _{IN} =V _{SS} , V _{DD}	3.4	-	3.5	2.75	-	3.5	-	3.5	-	V
		V _{OUT} =0.5V, 4.5V	7.0	-	7.0	5.5	-	7.0	-	7.0	-	
		V _{OUT} =1.0V, 9.0V	11.0	-	11.0	8.75	-	11.0	-	11.0	-	
		V _{OUT} =1.5V, 13.5V	-	-	-	-	-	-	-	-	-	
Input Low Voltage	V _{IL}	I _{OUT} < 1μA	-	1.5	-	2.25	1.5	-	1.5	-	1.5	V
		V _{OUT} =0.5V, 4.5V	-	3.0	-	4.0	3.0	-	3.0	-	3.0	
		V _{OUT} =1.0V, 9.0V	-	4.0	-	5.75	4.0	-	4.0	-	4.0	
		V _{OUT} =1.5V, 13.5V	-	-	-	-	-	-	-	-	-	
Input Current	I _I	I _{OUT} < 1μA	0.1	-	10.5	0.1	-	0.1	-	1.0	μA	
		V _{IH} , V _{IL} =18V	-	-	-	-	-	-	-	-		-
Quiescent Device Current	I _{DD}	V _{IN} =V _{SS} , V _{DD}	5	-	0.005	5	-	0.005	5	-	130	μA
		I _{DD}	10	-	0.010	10	-	0.010	10	-	300	

All valid input combinations.

54/74(LS)46-47

- 46, 246 Penggerak/dekoder BCD-7-segmen dengan jalankeluar kolektor terbuka (30 V)
- 47, 247 dengan jalankeluar kolektor terbuka (15 V)
- 347, 447 dengan jalankeluar kolektor terbuka (7 V)



Function	Input					BI/RBO ¹	Output							note	
	LT	RBI	D	C	B		A	7	6	5	4	3	2		1
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	OFF
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	ON	OFF	OFF	OFF
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	OFF	ON
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON	ON
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	ON
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON	ON
6	H	X	L	H	H	L	H	ON	OFF	ON	ON	ON	ON	ON	ON
7	H	X	L	H	H	H	H	ON	ON	ON	ON	OFF	OFF	OFF	OFF
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	ON
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	ON	ON	ON	ON
10	H	X	H	L	H	L	H	OFF	OFF	ON	ON	ON	OFF	OFF	ON
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON	ON
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	ON
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	ON	ON	ON	ON
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON	ON
15	H	X	H	H	H	H	H	OFF	OFF	OFF	ON	ON	ON	ON	ON
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	ON

Function table
 ▲ 46A, 47A, LS 47, LS 347
 ▼ 246, 247, LS 247, LS 447


CATATAN:

- Jalanmasuk polosan (B) harus terbuka atau ditaruh pada taraf logika tinggi bila fungsi-fungsi keluaran 0 hingga 15 diinginkan. Jalanmasuk polosan deret (RBI) harus terbuka atau tinggi kalau pemolosan nol dasar tidak diinginkan.
- Kalau taraf logika rendah dikenakan dengan langsung kepada jalanmasuk polosan (B), maka semua jalankeluar segmen adalah off tak peduli akan taraf yang ada di sebarang jalanmasuk lain.
- Bila jalanmasuk polosan deret (RBI) dan juga jalanmasuk-jalanmasuk A, B, C, dan D berada dalam taraf rendah dengan lamp test tinggi, maka semua segmen keluaran off dan jalankeluar polosan deret (RBO) pergi ke taraf rendah (kondisi tanggap).
- Kalau jalanmasuk polosan, jalankeluar polosan deret (BI/RBO) terbuka atau dibiarkan tinggi, dan jalanmasuk lamp test dibuat rendah, maka semua segmen keluaran adalah on.
¹ BI/RBO adalah logika AND kawat yang berguna sebagai jalanmasuk polosan (BI) dan/atau jalankeluar polosan deret (RBO)

	supply curr. (mA)	tpLH (ns)	tpHL (ns)
46A	64	100	100
47A			
246			
LS 47	7	100	100
LS 247			
LS 347			
LS 447			

	Condition	Fan-in	Fan-out
46A	BI/RBO inp	L	2,5
47A		H	1
246	other inp.	L/H	1
247	BI/RBO outp.	L/H	5
	other outp.	L	25
LS 47	BI/RBO inp.	L	3
		H	1
LS 247	other inp.	L/H	1
	BI/RBO outp.	L	8
		H	2,5
	other outp.	L	60
	BI/RBO inp.	L	3
		H	1
LS 347	other inp.	L/H	1
LS 447	BI/RBO outp.	L	8
		H	2,5
	other outp.	L	60

IC CMOS 4016-4017




4016 SAKLAR DUASISI (BILATERAL), BEREMPAT
4066 SAKLAR DUASISI (BILATERAL), BEREMPAT
4016, 4066 terdiri atas empat saklar mandiri yang mampu mengendalikan isyarat digit atau isyarat analog. TINGGI pada jalanmasuk kemudi mengadakan jalanana dua-arah berimpedansi rendah antara *In/Out* dan *Out/In* (kondisi ON).

RENDAH pada jalanmasuk kemudi malumpuhkan saklar-saklar; impedansi tinggi antara *In/Out* dan *Out/In* (kondisi OFF).

Pada penerapan tertentu, arus yang ada pada resistor beban (R_L) mungkin mencakup komponen V_{DD} dan saluran isyarat. Guna mencegah mengalirnya arus V_{DD} selama arus saklar mengalir ke terminal-terminal 1, 4, 5 atau 11, maka perosotan tegangan di antara saklar dua-arah tidak boleh melampaui 0,3 V. Tidak akan ada arus V_{DD} mengalir pada R_L kalau arus saklar mengalir ke terminal 2, 3, 6 atau 10.

Karakteristik elektrik (Motorola) T = 250°C

(Typ.)	4016			4066			V	Conditions
V_{DD}	5	10	15	5	10	15	V	$n_i = 10 \mu A$
ON Resistance	300	260	260	250	120	80	Ω	
Δ ON Resistance between any two circuits in a common package	15			23	12	5	Ω	
Crosstalk between any two switches								$R_L = 1 k\Omega$ Switch A ON Switch B OFF
$20 \log \frac{V_{out}(BI)}{V_{in}(AI)} = -50 \text{ dB}$		1.25			8		MHz	
Frequency response (-3 dB)		40			65		MHz	$R_L = 10 k\Omega$ Switch ON
Max. Control input pulse frequency	5	10	12	6	8	8.5	MHz	$R_L = 1 k\Omega$
Crosstalk Control input to signal output	30	50	100	300			mV	$f = 1 \text{ kHz}$
Sine wave distortion		0.16		0.1			%	$R_L = 10 k\Omega$ $f = 1 \text{ kHz}$
Input current control		10		10			nA	




4017 PEMBAGI/PENCACAH DEKADA DENGAN 10 JALANKELUAR TERBACA SANDINYA (DECODED)

Pencacah dimulaikan dengan transisi RENDAH ke TINGGI pada jalanmasuk loncong (CK) sementara jalanmasuk \overline{CKE} sedang RENDAH, ataupun dimulaikan dengan transisi TINGGI ke RENDAH pada jalanmasuk \overline{CKE} sementara jalanmasuk loncong CK adalah TINGGI.

Kalau pencacah-pencacah 4017 dikaskadkan, jalanke luar $\overline{Carry Out}$ akan dapat dipakai untuk menggerakkan jalanmasuk loncong 4017 berikutnya. Jalanke luar $\overline{Carry Out}$ tersebut sedang

IC CMOS

4044...4046




4044 GERENDAL R-S 'NAND' DENGAN JALANKELUAR 3-STATUS, BEREMPAT

4044 adalah sebuah gerendel RS dengan jalankeluar-jalankeluar 3-status, dengan satu jalankeluar *Enable* (E) yang dipakai bersama. Tiap gerendel memiliki jalanmasuk *Set* (S) aktif RENDAH, sebuah jalanmasuk *Reset* (R) aktif RENDAH dan sebuah jalankeluar (Q) 3-status aktif TINGGI.

Tabel kebenaran

S	R	E	Q
X	X	0	High Impedance
0	0	1	1
0	1	1	1
1	0	1	0
1	1	1	No change



4046 KAL TERKUNCI-FASA (*Phase-Locked Loop*) DAYA MIKRO

Kal terkunci fasa (PLL) 4046 terdiri atas dua penanding fasa, sebuah osilator terkemudi-fasa (*voltage-controlled oscillator*, VCO) pengikut sumber, dan dioda zener. Penanding memiliki dua jalanmasuk isyarat yang dipakai bersama (*common*), *Signal In* dan *Phase Comp. In*. Jalanmasuk *Signal In* dapat dipakai dengan dikopelkan secara langsung kepada isyarat-isyarat tegangan tinggi, ataupun terkopel secara tak langsung (dengan kondensator deretan) kepada isyarat-isyarat tegangan rendah.

Rangkaian panjaranan-diri (*selfbias*) menepatkan isyarat tegangan rendah pada daerah linier penguatnya. Penanding fasa 1 (sebuah gerbang EXOR) menyediakan isyarat keliru berdigit di jalankeluar *Phase Comp 1 Out*, dan mempertahankan selisih fasa 90° C di frekuensi senter antara isyarat-isyarat *Signal In* dan *Phase Comp In* (kedua-duanya pada 50% daur aktif). Penanding fasa 2 (dengan logika pengindera tepa-tepan) menyediakan isyarat-isyarat keliru untuk jalankeluar *Phase Comp 2 Out* dan *Phase Pulses Out*, dan mempertahankan selisih fasa 0° C antara isyarat-isyarat *Signal In* dan *Phase Comp In* tek menghiraukan daur aktif). VCO yang linier mengeluarkan isyarat keluaran *VCO Out* yang frekuensinya ditentukan oleh tegangan di jalanmasuk *VCO In* dan kondensator serta resistor yang dikoneksikan pada penanda pengindera

TC74HC192P SYNCHRONOUS UP/DOWN DECADE COUNTER
 TC74HC193P SYNCHRONOUS UP/DOWN BINARY COUNTER

GENERAL DESCRIPTION

The TC74HC192 and TC74HC193 are high speed CMOS SYNCHRONOUS 4-BIT UP/DOWN COUNTERS fabricated with silicon gate-C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These counters have a clear input (CLEAR), a load input (LOAD), a load data inputs (A-D), two clock inputs (COUNT UP/COUNT DOWN), four count data outputs (QA-QD) and carry and borrow outputs. CLEAR is active high and forces QA thru QD outputs low independently of the other inputs. LOAD is active low and load the load data when CLEAR input is held low. COUNT UP input pulse and COUNT DOWN input pulse independently bring a up-counting or down at the positive going transition of each clock pulse. CARRY and BORROW outputs are provided in order to make a cascade connection without external circuitry. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed f_{MAX} = 32MHz (Typ.) at V_{CC} = 5V
- Low Power Dissipation I_{CC} = 4µA (Max.) at T_a = 25°C
- High Noise Immunity V_{NH} = V_{NL} = 28% V_{CC} (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance |Z_{OH}| = |Z_{OL}| = 4mA (Min.)
- Balanced Propagation Delays t_{PLH} = t_{PHL}
- Wide Operating Voltage Range V_{CC} (opr.) = 2V ~ 6V
- Pin and Function Compatible with 74LS192/193



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IJK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	PD	500*	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C


* 500mW in the range of T_a = -40° ~ 65°C and from T_a = 65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

CIRCUIT DIAGRAM

TC74HC192




PIN ASSIGNMENT




TC74HC192P
TC74HC193P

TIMING DIAGRAM (TC74HC192)




TIMING DIAGRAM (TC74HC193)



TC74HC192P
TC74HC193P

CIRCUIT DIAGRAM



TC74HC192P
TC74HC193P

TRUTH TABLE


COUNT UP	COUNT DOWN	LOAD	CLEAR	FUNCTION
0	1	0	0	COUNT UP
1	0	0	0	NO COUNT
0	0	1	0	COUNT DOWN
1	1	0	0	NO COUNT
0	0	0	1	PRESET
1	1	0	1	RESET

X : DON'T CARE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	VCC	2 ~ 6	V
Input Voltage	VIN	0 ~ VCC	V
Output Voltage	VOUT	0 ~ VCC	V
Operating Temperature	Topr	-60 ~ 85	°C
Input Rise and Fall Time	tr, tf	0 ~ 1000 (VCC=2.0V) 0 ~ 500 (VCC=4.5V) 0 ~ 400 (VCC=6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.
High-Level Input Voltage	VIH		2.0	1.5	-	1.5	-	-
			4.5	3.15	-	3.15	-	-
			6.0	4.2	-	4.2	-	-
Low-Level Input Voltage	VIL		2.0	-	0.5	-	0.5	-
			4.5	-	1.35	-	1.35	-
			6.0	-	1.8	-	1.8	-
High-Level Output Voltage	VOH	VIN=VIH or VIL	2.0	1.9	2.0	-	1.9	-
			4.5	4.4	4.5	-	4.4	-
			6.0	5.9	6.0	-	5.9	-
Low-Level Output Voltage	VOL	IOL=4mA IOH=5.2mA	2.0	4.18	4.31	-	4.13	-
			4.5	5.68	5.80	-	5.63	-
			6.0	-	-	-	-	-

TC74HC192P
TC74HC193P

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C			
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT
Low-Level Output Voltage	VOL	VIN=VIH or VIL	2.0	-	0.0	0.1	-	0.1	
			4.5	-	0.0	0.1	-	0.1	
			6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	IIN	VIN=VCC or GND	4.5	-	0.17	0.32	-	0.37	
			6.0	-	0.18	0.32	-	0.37	
			6.0	-	-	-	-	±1.0	
Quiescent Supply Current	ICC	VIN=VCC or GND	6.0	-	-	4.0	-	40.0	µA

AC ELECTRICAL CHARACTERISTICS (CL=50pF, INPUT tr=tf=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.
Output Transition Time	tTLH		2.0	-	30	75	-	90
			4.5	-	8	15	-	18
			6.0	-	7	13	-	16
Propagation Delay Time (UP, DOWN - Q)	tPLH		2.0	-	100	205	-	250
			4.5	-	26	41	-	50
			6.0	-	22	35	-	43
Propagation Delay Time (UP - CARRY)	tPHL		2.0	-	75	160	-	195
			4.5	-	20	32	-	39
			6.0	-	17	28	-	34
Propagation Delay Time (DOWN - BORROW)	tPLH		2.0	-	75	160	-	195
			4.5	-	20	32	-	39
			6.0	-	17	28	-	34
Propagation Delay Time (LOAD - Q)	tPHL		2.0	-	125	270	-	325
			4.5	-	35	54	-	65
			6.0	-	30	46	-	56
Propagation Delay Time (LOAD - CARRY)	tPLH		2.0	-	180	345	-	415
			4.5	-	45	69	-	83
			6.0	-	39	59	-	56
Propagation Delay Time (LOAD - BORROW)	tPHL		2.0	-	165	310	-	375
			4.5	-	40	62	-	75
			6.0	-	34	53	-	64

AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~+85°C		
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.
Propagation Delay Time (JAM IN - Q)	t _{PLH}		2.0	-	120	250	-	300
			4.5	-	32	50	-	60
			6.0	-	28	43	-	51
Propagation Delay Time (JAM IN - CARRY)	t _{PHL}		2.0	-	170	330	-	400
			4.5	-	43	66	-	80
			6.0	-	37	57	-	68
Propagation Delay Time (JAM IN - BORROW)	t _{PLH}		2.0	-	165	310	-	345
			4.5	-	40	62	-	69
			6.0	-	33	49	-	59
Propagation Delay Time (CLEAR - Q)	t _{PHL}		2.0	-	135	270	-	325
			4.5	-	35	54	-	65
			6.0	-	30	46	-	56
Propagation Delay Time (CLEAR - CARRY)	t _{PLH}		2.0	-	160	310	-	375
			4.5	-	40	62	-	75
			6.0	-	34	53	-	64
Propagation Delay Time (CLEAR - BORROW)	t _{PHL}		2.0	-	160	310	-	375
			4.5	-	40	62	-	75
			6.0	-	34	53	-	64
Maximum Frequency (CLOCK)	f _{MAX}		2.0	3	6	-	2.5	-
			4.5	15	30	-	12	-
			6.0	17	35	-	14	-
Minimum Pulse Width (CLOCK)	t _{v(H)}		2.0	-	90	150	-	180
			4.5	-	18	30	-	36
			6.0	-	16	26	-	31
Minimum Pulse Width (LOAD)	t _{v(L)}		2.0	-	50	100	-	120
			4.5	-	12	20	-	24
			6.0	-	11	17	-	21
Minimum Pulse Width (CLEAR)	t _{v(H)}		2.0	-	50	125	-	150
			4.5	-	13	25	-	30
			6.0	-	11	22	-	26
Minimum Removal Time (LOAD)	t _{rem}		2.0	-	22	75	-	90
			4.5	-	5	15	-	18
			6.0	-	5	13	-	16
Minimum Removal Time (CLEAR)	t _{rem}		2.0	-	10	50	-	60
			4.5	-	1	10	-	12
			6.0	-	1	9	-	11


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~+85°C			UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Set-up Time (DATA - LOAD)	t _s		2.0	-	55	100	-	120	ns
			4.5	-	11	20	-	24	
			6.0	-	10	17	-	21	
Minimum Hold Time (DATA - LOAD)	t _h		2.0	-	-	0	-	0	ns
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	66	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{DD(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

I_{CC(opr.)} TEST WAVEFORM




TC74HC192P
TC74HC193P


SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{OH} CHARACTERISTICS




I_{OL} CHARACTERISTICS




TC74HC192P
TC74HC193P


t_{PLH}, t_{PHL} - V_{CC} CHARACTERISTICS (TYP.)




t_{TLH}, t_{THL} - V_{CC} CHARACTERISTICS (TYP.)




t_{PLH}, t_{PHL} - C_L CHARACTERISTICS (TYP.)



t_{TLH}, t_{THL} - C_L CHARACTERISTICS (TYP.)



t_w - V_{CC} CHARACTERISTICS (TYP.)



f_{MAX} - V_{CC} CHARACTERISTICS (TYP.)

